ABSTRACT Requirements for compact modeling to predict circuit power loss accurately are the focus of this investigation. Most important is the capturing of the differences between an ideal carrier reaction within the used devices and the reality during circuit operation. For this purpose the carrier trapping/detrapping, which occurs during circuit operation, has to be modeled accurately in addition to the conventional device characteristics. Carrier trapping events prevent device operation according to the ideal carrier dynamics and result in energy losses. It is verified that the influence of the carrier trapping, extracted by dc measurements, is not sufficient. Additionally, the dynamic switching performance must be precisely analyzed to extract the time constants involved in the carrier-trapping events. This is achieved by compact modeling based on solving the complete Poisson equation, which provides a simple and accurate modeling approach.
I. INTRODUCTION
The carrier trapping phenomenon during device operation is becoming more serious due to the elevated requirements for high performance applications [1] . New substrate materials such as SiC and GaN are still suffering from a high crystal-defect density, which is an additional reason for the increasing importance of carrier trapping [2] - [4] . The device aging is a further non-negligible concern caused by the carrier trapping as well. Many investigations have been undertaken to characterize the crystal defects as well as the trapping events [5] - [11] . However, the difficulty is that characterization of the crystal defects is microscopically very complicated. Additionally, the measured microscopic features of the carrier trapping are not always applicable for real circuits due to the individually different operation conditions to which each device is subjected. It is known that the carriers require time to complete the trapping/detrapping events. This required time is called the trap time constant [12] , [13] . It has been demonstrated that the power loss is dependent on this trap time constant, and that DC measurements alone cannot reproduce the power loss accurately [14] , [15] .
Mostly macroscopic characterizations have been performed to understand the trapping effect of real devices. To predict its influence on circuits, the trapping effect must be incorporated in circuit simulation. Historically, the device aging, which is a result of long-term carrier trapping, is modeled by a threshold voltage shift in combination with a mobility reduction [16] . However, there exists a gap between the microscopic features of carrier trapping and the macroscopic observations under real device application in circuits. Here, a compact model based on the device-internal potential distribution, obtained by solving the Poisson equation, is combined with the microscopic carriertrapping properties [17] - [19] . The dynamically changing trap density is included in the Poisson equation, which realizes self-consistent inclusion of the dynamic trapping effects during device operation in circuits. It has been demonstrated that the trap density of states and the corresponding traptime constant, which can be extracted from simple I-V and switching-characteristics measurements, provide sufficient information for compact modeling, so that circuit-design reliability can be secured [20] . In this article the carrier trapping feature is precisely investigated, and its applied voltage dependence is discussed.
II. SWITCHING CHARACTERISTICS OF MOSFETS
Active devices in circuits utilize their switching function. Fast switching is the target of any device development. As schematically shown in Fig. 1 , MOSFETs consist of several capacitances and show corresponding current flows [21] . When a current flows, charges must be stored on these capacitances up to a certain amount, which is determined by the applied bias conditions. During device switching the total charge in the semiconductor substrate is varied according to the bias changes. The charge flow for storing the required amount of the charges is called the displacement current and is observed during the switching time
These charge/discharge events require time for their completion. The required time is usually called response delay and depends strongly on the fields applied within the device. The involved dynamic carrier reaction is the target, which has to be accurately considered to realize accurate prediction of the power loss in circuits. The observed transient device characteristics is exactly the result of the carrier dynamics happening within the device. The power loss is the required integrated energy [22] 
III. ORIGINS OF ALL OBSERVED DEVICE FEATURES
There usually exist many inherent crystal defects either at the insulator/substrate interface or even in the substrate [23] . The influence of the defects at or near the interface dominates in the MOSFET characteristics. Fig. 2 shows measured I-V characteristics of poly-Si MOSFETs, which suffer from Si grains induced below the gate during the crystallization process [24] , [25] . Due to non-homogeneously distributed remaining grain boundaries, the I-V characteristics show large variations as can be seen in Fig. 2a . The switching performance of the depicted two identically-designed devices are quite different as can be seen in Fig. 2b [17] . The crystal defects at the grain boundaries cause carrier trapping during device operation, which results in the current degradation effect. In particular, the device B in Fig. 2a shows an enhanced carrier trapping effect. This trapping effect can be modeled by considering the trap density explicitly in the Poisson equation
VOLUME 6, 2018 1057 where N trap refers to the trap density, which is mostly trapped at the gate-insulator/substrate interface. By considering N trap explicitly, the calculated potential values are modified, which is shown in Fig. 3 as a function of the gate voltage V gs . This potential change leads to a degradation of the device characteristics such as the mobility or the threshold voltage. Capacitances are determined by charges induced by the potential-distribution change. Therefore the C-V characteristics are automatically changed according to the trap-density change.
IV. COMPACT MODELING OF CARRIER TRAPPING
The trap density of state is simplified by an exponential function as schematically shown in Fig. 4 [26]- [28] 
where the conduction band edge and the Fermi level are denoted by E c and E f , respectively, while E s and g c are model parameters describing the trap-state density. Since E f is a function of V gs , the trap-state density detected by the given V gs is changed as depicted schematically in Fig. 5 . This property is exploited to extract the trap density of states from either measured I-V or 1/f -noise characteristics [18] . The correct capturing of the V gs -dependent N trap is important to reproduce measured I-V aging characteristics, as shown in Fig. 6 . Fig. 6a verifies that the aging is not reduced to a simple parallel shift of the I-V characteristics. Fig. 6b shows the extracted density of states at different energy levels under different stress conditions and durations, as a function of the accumulated I sub that is induced by the stress conditions times their durations [18] , [19] . The origin for the carrier trapping is the carrier energy obtained from the induced fields due to the applied V ds and V gs . The V ds fields result in so-called hot carrier (HC) trapping and the V gs fields are the origin for the bias-temperature instability (BTI) effect [29] - [31] . The HC trapping is written as a function of the substrate current, which is a measure of the hot-electron amount. The BTI effect is written as a function of E ox . The V gs -dependence of E f leads to a V gs dependence of the aging as seen in Fig. 6a . The temperature dependence of N trap is also described as shown in Fig. 7 . Two switching characteristics due to different capture cross-section values are obtained by 2D-device numerical simulation and are compared in Fig. 8 [32] . These results reveal that not only the trap density but also the capture cross-section is an important physical quantity to characterize the switching performance, as can be clearly seen in Fig. 8c . For the compact modeling purposes, we introduced the trap time constant τ d [17] 
where A, n, v th,n , and σ are a model parameter, the carrier density, the thermal voltage, and the capture cross section, respectively. Eq. (5) incorporates the trap-property changes resulting from changed bias conditions or temperatures. Consequently, just two physical quantities (density of states (DOS) and τ d ) are sufficient to describe the trap-effect features under any operation condition. The dynamically increasing trap density, as depicted in Fig. 6 , is included into the Poisson equation together with the inherent traps, 1058 VOLUME 6, 2018 and is solved iteratively to preserve the model consistency. Here, the trap time constant is explicitly considered as
which is the same treatment as for the non-quasi-static effect modeling of the carrier transit delay as demonstrated in Fig. 9 , where N trap,steady (V(t i )) is the value under the steady-state condition of the bias condition at t i [33] , [34] . Different time constants for trapping and detrapping (τ c and τ e ) are important to reproduce the frequency dependence of the switching response. The τ c and τ e values are strongly dependent on temperature as well as bias condition applied [12] , [35] . Though measured results by Ralls et al. [35] are under different conditions from the conventional operation condition, it has been demonstrated that the time constant difference can be easily order of magnitude different. Our observation shows that the difference could be easily the two order of magnitude [36] . Since carriers require time for being trapped/detrapped (τ c / τ e ), the trapped-carrier density does not immediately reach the value determined by the DOS, but remains at a much lower level during fast switching (see Fig. 9 ). The compact carrier-trapping model has been implemented into the industry-standard MOSFET model HiSIM [37] , according to the scheme shown in Fig. 10 (left side) . As can be seen in Fig. 10 (right side), the trap density is selfconsistently determined during circuit simulation. By using the developed model, DC and AC measurements are well reproduced as demonstrated in Figs. 2 and 11 . The difference observed for the two devices shown in Fig. 2 , are correctly modeled by the N trap and trap-time constant differences. Fig. 11c demonstrates that a fast switching (short rise time t rise ) results in a large current peak. This is because the carrier trapping events are not completed during the V gs increase but continue until a stable amount of trapped charge is reached [17] . Therefore, the switching measurement provides the information about the trap-time constant. Fig. 12 shows the long-term aging phenomenon together with the trapping/detrapping effect under repeated switching operation [31] . It is seen that the on/off switching reduces the threshold voltage shift drastically in comparison to the DC stress, because detrapping event happen during switchoff status. This is closer to the reality under the real circuit operation. Fig. 13 shows a DC fitted result of a SiC device, where the measurements verify very strongly degraded I-V characteristics in the subthreshold region, which is attributed to the trapping effect [14] . The trap density is extracted from the I-V measurements as shown in Fig. 13b. Fig. 14 depicts the test circuit to verify the developed model. Fig. 15 compares the corresponding measured switching characteristics 1060 VOLUME 6, 2018 with model results. To reproduce these measurements, the trap-time constants are extracted, which turn out to be different for the carrier trapping (τ c ) and for the carrier detrapping (τ e ). Fig. 16 compares the switching results with and without traps. Since the extracted τ e is much longer than that of τ c , no difference between the cases with/without traps is observed during the switching-off, which mean that the switching speed is much faster than the time required for detrapping.
V. CARRIER TRAPPING EFFECT ON CIRCUITS
By using the developed model, the switching loss can be accurately calculated as verified in Fig. 17 . It is seen that the switching loss becomes larger for higher carrier trapping. 
VI. DISCUSSION
The goal for circuit simulation is to predict circuit performances accurately, and especially the power loss is an urgent task. To realize accurate prediction, compact modeling is getting more complicated. In spite of the model complexity the model parameter extraction must be done VOLUME 6, 2018 1061
correctly. Usually measured phenomena are written by simplified model equations with model parameters. Therefore, the model parameters can be extracted with the designated measurements together with the designed device parameter values. Conventionally, I-V characteristics together with AC measurements have been used for the extraction. However, accurate prediction of the power loss requires carrier-trap consideration. Therefore it is recommended to extract in steps. The first step is to extract DC-level parameters and then switching measurements are used for the time constants as summarized in Fig. 18 . Namely, the DC condition is so specific, that it is actually never observed in real circuit operations. Therefore, the trap density required in the simulation of the I-V characteristics is not necessarily the value required for the real circuit operation. This concludes that it is hard to predict the power loss accurately without measured switching performances. Practically, the trap density is reduced during improvements of the fabrication processes, which results in an improvement of the power loss. Consequently, monitoring of the transient device features is suggested as an important addition to the usual monitoring of the threshold voltage.
VII. CONCLUSION
Important features of compact modeling for a new era device and circuit design were discussed. The focus was given on the accurate prediction of the power loss in circuits. It has been demonstrated that reproduction of I-V characteristics is not sufficient, but that the transient carrier dynamics must be modeled additionally based on the underlying physics.
Here, a compact model for this purpose was proposed by solving the Poisson equation together with the trap density. Though the trap density can be extracted by the I-V measurements, the trap-time constant has to be additionally extracted with the measured switching performance. The developed compact model is applicable both for rather shortterm dynamically generated traps and also for long-term trapping events which are the origin of the device aging.
